
















FPGA pin 1 top left

PHY pin 1 bottom right

